New The Skills of Tomorrow: how AI-exposed is every skill in 2026? See the data →
Synopsys

ASIC Physical Design Apprenticeship

Synopsys
Apply →
onsite entry internship Noida

First indexed 27 Apr 2026

Description

Our internship programs offer real-world projects, hands-on experience, and opportunities to collaborate with passionate teams globally. Engineer your future with us!

At Synopsys, Apprentices dive into real-world projects, gaining hands-on experience while collaborating with our passionate teams worldwide,and having fun in the process! You'll have the freedom to share your ideas, unleash your creativity, and explore your interests. This is your opportunity to bring your solutions to life and work with cutting-edge technology that shapes not only the future of innovation but also your own career path.

**Responsibilities:*

  • Participating in the complete digital implementation flow, including floor-planning, timing constraints, physical synthesis, and formal verification.
  • Contributing to clock tree optimization, routing, extraction, timing closure, DFT, and signal integrity analysis for mixed-signal IP & subsystems.
  • Supporting physical verification and design for manufacturability (DFM) activities on test-chips for various technology nodes.
  • Developing and optimizing implementation flows while collaborating closely with experienced engineers to drive innovation.
  • Gaining exposure to industry-leading Synopsys tools and methodologies while working on impactful, real-world projects.

**Requirements:*

  • B.E./B.Tech in Electronics, Electrical, Instrumentation, ECE, EEE, VLSI, or related fields.
  • Fresh graduates from the class of 2024 or 2025 only.
  • Not currently enrolled in any M-Tech programs or postgraduate diplomas.
  • Not employed in any full-time positions at any company (limited internship experience is acceptable).
  • Good knowledge of digital logic, high-speed clocks and timings, and signal integrity.
  • Strong scripting skills in Perl, Tcl, or Python.
  • Understanding of CMOS/FINFET design/layouts and low power design techniques.
  • Familiarity with IC design and physical implementation flows; knowledge of deep submicron technology is desirable.
  • Experience with Synopsys tools (Design Compiler, ICC/ICC2/FC, Primetime SI, Star-RCXT, Redhawk, ICV, etc.) is an added advantage.

**Key Program Facts:*

  • Program Length: 12 months apprenticeship program.
  • Location: Noida, India.
  • Working Model: In-office.
  • Full-Time/Part-Time: Full-time.
  • Start Date: April/ May 2026
This listing is enriched and indexed by YubHub. To apply, use the employer's original posting: https://careers.synopsys.com/job/noida/asic-physical-design-apprenticeship/44408/94435482768