New The Skills of Tomorrow: how AI-exposed is every skill in 2026? See the data →
NVIDIA

Senior ASIC Design Engineer - XBAR IP

NVIDIA
Apply →
onsite senior full-time Bengaluru

First indexed 18 May 2026

Description

We are seeking a Senior ASIC Design Engineer to join our Graphics team. As a key member of our team, you will be responsible for designing state-of-the-art memory subsystem components used in our industry-leading Graphics Processors.

This position offers the opportunity to have real impact in a dynamic company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.

In this position, you will be expected to make architectural trade-offs based on features, performance requirements and system limitations, come up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design.

Responsibilities:

  • Own micro-architecture and RTL development of design modules.
  • Micro-architect features to meet performance, power and area requirements.
  • Work with HW architects to define critical features.
  • Collaborate with verification teams to verify the correctness of implemented features.
  • Co-operate with timing, VLSI and Physical design teams to ensure design meets timing, interface requirements and is routable.
  • Interact with FPGA and S/W teams to prototype the design and ensure that S/W is tested.
  • Work on post-silicon verification and debug.

Requirements:

  • BS / MS or equivalent experience.
  • 4+ years of design experience.
  • Experience in RTL design of complex design units for at least two or three projects.
  • Exposure to design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB).
  • Deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.
  • Expertise in Verilog.

Preferred Qualifications:

  • Design experience in memory subsystem or network interconnect IP.
  • Good debugging and problem solving skills.
  • Scripting knowledge (Python/Perl/shell).
  • Leadership experience in leading small 2-3 member teams.
  • Good interpersonal skills and ability & desire to work as a part of a team.
This listing is enriched and indexed by YubHub. To apply, use the employer's original posting: https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/India-Bengaluru/Senior-ASIC-Design-Engineer---XBAR-IP_JR2017779