New The Skills of Tomorrow: how AI-exposed is every skill in 2026? See the data →
NVIDIA

DFT ATPG Engineer

NVIDIA
Apply →
onsite senior full-time Tel Aviv

First indexed 18 May 2026

Description

Are you passionate about working on a team that is at the cutting edge of hardware technology? Our Design-for-Test Engineering team at NVIDIA works on crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most sophisticated semiconductor chips.

We are looking for an experienced DFT Engineer to join the ATPG team. The position includes taking part in development of the next generation DFT technologies and working closely with a wide range of our groups and aspects - chip design, backend, verification, and production testing.

Working on the most advanced technologies and complex products, our DFT solution are unique and innovative internal developments, and we are continuously improving and evolving the solution to meet the challenging goals. If you find groundbreaking Technologies, and next generation products interesting, then this is the team for you.

As a DFT ATPG Engineer, you will be in charge of state of the art Design for Test/ATPG flows and implementation. You will take full ATPG ownership end to end on a project, from Arch & planning to pattern generation, verification and post Silicon bring up and diagnosis. You will also invent and maintain automation flows that provide the short test time to production.

To succeed in this role, you will need to have 3+ years of hands on DFT/ATPG experience knowledge & technical experience in DFT ASIC Design and in ATPG tools. You will also need strong programming skills in scripting languages, a BSc. in Electrical Engineering or Computer engineering, and be a quick learner, proactive and self-motivated, eager to learn and contribute, sense of ownership, commitment, and responsibility.

Knowledge of DFT including scan, BIST, on-chip scan compression, fault models, ATPG, and fault simulation is also required. Experience in Mentor TestKompress ATPG tool and retargeting flow is a plus. Programming languages such as TCL, PRL, Phyton & Unix shell scripts are also necessary. Experience with ATE and Silicon bring-up is highly valued.

This listing is enriched and indexed by YubHub. To apply, use the employer's original posting: https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/Israel-Yokneam/DFT-ATPG-Engineer_JR1998055