New The Skills of Tomorrow: how AI-exposed is every skill in 2026? See the data →
NVIDIA

Senior Signal & Power Integrity Engineer

NVIDIA
Apply →
senior full-time

First indexed 11 Jul 2026

Description

We are looking for a Senior Signal & Power Integrity Engineer to join our team at NVIDIA.

NVIDIA has continuously reinvented itself over two decades, sparking the growth of the PC gaming market, redefining modern computer graphics, and revolutionizing parallel computing.

As a Senior Signal & Power Integrity Engineer, you will be responsible for:

  • Designing low-speed I/O channels such as clock circuits, DDR/memories, and other sensitive signals
  • Developing layout guidelines for packages and PCBs
  • Conducting package/board/system SI/PI design activities, including PCB stack-up/material selection, design guide implementation, layout review, and post-layout analysis
  • Collaborating with Architecture, ASIC, Mixed Signal, Package, and PCB design teams to ensure system SI/PI performance meets expectations
  • Simulating passive and active elements in 3D and 2D simulation tools
  • Measuring systems in the lab using Network Analyzer, TDR, and scope
  • Working in an intense environment and controlling multi-discipline expertise

To be successful in this role, you will need:

  • A B.Sc. in Electrical Engineering (or equivalent experience)
  • 5+ years of experience
  • Expertise in low-speed I/O simulations and design concepts, including clock circuits, DDR/memories, transmitter & receiver design, and equalization schemes
  • Expert-level proficiency with time domain analysis and tools
  • Excellent understanding of electromagnetic waves, including transmission line theory and via properties
  • High-level proficiency with electromagnetic tools (such as Ansys EM, CST, etc.)
  • Experience in Lab measurements, including VNA & TDR
  • Ability to work in an intense environment and control multi-discipline expertise

Nice to have:

  • M.Sc./Ph.D. in Electrical Engineering
  • Expertise in time domain co-simulation of I/O circuits and PDN models
  • Familiarity with NRZ/PAM-4 signaling schemes
  • Experience with MATLAB, Python, and C

We offer competitive salaries and a generous benefits package.