Synopsys

Staff Layout Design Engineer

Synopsys
onsite staff full-time Moreira
Apply →

First indexed 5 Apr 2026

Description

Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.

These engineers play a crucial role in advancing technology and enabling innovations in various industries.

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.

You Are:

You are a passionate and detail-oriented engineer who thrives in the fast-paced world of advanced semiconductor layout. You possess a deep understanding of analog and mixed-signal CMOS design principles, with a particular focus on high-speed SerDes interfaces. Your expertise is backed by a solid academic foundation and practical experience, enabling you to tackle complex layout challenges with confidence.

What You’ll Be Doing:

  • Drive layout development for high-speed SerDes physical interfaces and complex analog/mixed-signal CMOS blocks.
  • Lead the complete layout design process, including floorplanning, verification, and quality assurance, with a strong emphasis on reliability and manufacturability.
  • Port designs across multiple foundry nodes, ensuring optimal performance and compliance with technology-specific requirements.
  • Implement advanced techniques for signal integrity, ESD, and latch-up mitigation, such as differential routing, shielding, and biasing.
  • Collaborate closely with design, verification, and manufacturing teams to deliver robust and scalable layout solutions.
  • Utilize Synopsys EDA tools and scripting languages (TCL, Python) to automate layout tasks and optimize workflow efficiency.

The Impact You Will Have:

  • Enable Synopsys customers to achieve higher performance and reliability in their silicon designs.
  • Accelerate the time-to-market for cutting-edge semiconductor products by delivering high-quality, manufacturable layouts.
  • Enhance the robustness and scalability of Synopsys IP through meticulous attention to detail and innovative design solutions.
  • Drive advancements in deep submicron CMOS technology adoption and integration.
  • Foster a collaborative environment that supports knowledge sharing, mentorship, and professional growth.
  • Support Synopsys’ leadership in chip design and verification by contributing to the development of industry-leading IP blocks.

What You’ll Need:

  • MSc in Electrical/Computer Engineering (or equivalent).
  • Minimum 3 years hands-on experience in analog and mixed-signal CMOS layout, including high-speed SerDes interfaces.
  • Deep knowledge of deep submicron CMOS technologies and design for reliability (EM/IR, matching, proximity effects).
  • Proficiency in layout floorplanning, porting designs across foundry nodes, and implementing signal integrity and ESD mitigation strategies.
  • Experience with custom digital and high-speed digital layout, as well as Synopsys EDA tools.
  • Strong skills in UNIX environments, including shell scripting and command-line operations.
  • Familiarity with scripting languages such as TCL and Python.

Who You Are:

  • Excellent problem-solving, organizational, and communication skills.
  • Self-motivated and proactive, with the ability to work independently and as part of a team.
  • Effective collaborator who values diverse perspectives and fosters inclusive teamwork.
  • Adaptable and open to new challenges, with a commitment to continuous improvement.
  • Detail-oriented with a strong sense of ownership and pride in delivering high-quality work.

The Team You’ll Be A Part Of:

You will join a dynamic, highly skilled team dedicated to developing world-class analog and mixed-signal IP for Synopsys’ global customer base. The team is focused on pushing the boundaries of high-speed interface design, reliability, and manufacturability, working together to solve complex challenges and deliver industry-leading solutions.

Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings.

This listing is enriched and indexed by YubHub. To apply, use the employer's original posting: https://careers.synopsys.com/job/moreira/staff-layout-design-engineer/44408/93269033040