Skip to content
Updated How AI-exposed are the skills employers are hiring for? See the data →

From the employer's careers site First seen 29 Oct 2026 · Still live on 3 Nov 2026

ASIC Verification Engineer

Salary

Annual Salary USD 105,500 - 243,000

Apply on Hewlett Packard Enterprise

Description

We are seeking a highly motivated ASIC Verification Engineer to join our networking silicon development team.

As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.

Key Responsibilities:

  • Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure.
  • Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
  • Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
  • Analyze simulation results using industry-leading simulation tools and debug waveforms to validate design functionality.
  • Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.

Required Skills and Qualifications:

  • 4+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
  • Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
  • Deep understanding of randomization, constraints, functional coverage, and assertions.
  • Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
  • Proficiency with industry-standard simulation tools.

Preferred Skills and Experience:

  • Experience verifying networking ASICs or router datapath/control blocks.
  • Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
  • Exposure to emulation environments, hardware acceleration, or traffic-model integration.
  • Knowledge of coverage analytics, regression dashboards, and continuous-integration flows.
  • Understanding of low-power or formal verification methodologies.
  • Experience with post-silicon bring-up and debug.

What We Can Offer You:

  • Comprehensive suite of benefits that supports physical, financial, and emotional wellbeing.
  • Investment in your career through specific programs catered to helping you reach your career goals.
  • Unconditional inclusion and celebration of individual uniqueness.

Skills

Required

  • SystemVerilog
  • UVM methodology
  • ASIC/SoC verification
  • simulation tools

Nice to have

  • networking ASICs
  • high-speed interconnects
  • emulation environments
  • coverage analytics
Apply on Hewlett Packard Enterprise