New The Skills of Tomorrow: how AI-exposed is every skill in 2026? See the data →
Synopsys

Layout Design, Staff Engineer

Synopsys
Apply →
staff employee Noida, Uttar Pradesh

First indexed 26 Sept 2026

Description

Overview

We're looking for a Layout Design, Staff Engineer at Synopsys, a leading provider of engineering solutions from silicon to systems.

Job Description

As a Layout Design, Staff Engineer, you will design and develop cutting-edge semiconductor solutions, focusing on custom memory layout, particularly for SRAM, Register Files, ROM, and related memory compiler IP blocks.

Key Responsibilities

  • Design and own custom layouts for SRAM, Register Files, ROM, and related memory compiler IP blocks from floorplan through final signoff
  • Execute and close DRC, LVS, ERC, antenna, density, and reliability checks using Virtuoso and physical verification tools
  • Drive technology node migrations for memory compilers, resolving layout and verification issues that emerge with new process rules
  • Collaborate directly with circuit designers to ensure schematic-layout correlation, device matching, symmetry, and design intent are preserved
  • Develop and refine layout methodologies, automation scripts in Tcl, Perl, or Python, and best practices that improve team efficiency and design quality
  • Review layouts created by junior engineers, provide technical guidance, and mentor on complex layout challenges
  • Support customer-specific memory customization projects, working through optimization requests and delivering production-ready IP

What You'll Need

  • Bachelor's or Master's degree in Electronics, VLSI, Microelectronics, or a related technical field
  • 8 to 10 years of hands-on experience in custom memory layout design, specifically SRAM, Register Files, ROM, or memory compiler development
  • Strong proficiency with custom layout tools such as Cadence Virtuoso or equivalent platforms
  • Demonstrated expertise in DRC/LVS closure, device matching and symmetry, and analog/custom layout techniques
  • Deep understanding of CMOS layout fundamentals, memory architecture, and FinFET technology nodes
  • Experience with parasitic extraction and physical verification flows, and the ability to interpret and act on results
  • Familiarity with scripting in Tcl, Perl, or Python for layout automation is a strong plus

Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs, including:

  • Comprehensive medical and healthcare plans
  • Time away programs
  • Family support, including maternity and paternity leave
  • ESPP (Employee Stock Purchase Plan)
  • Retirement plans
  • Competitive salaries
This listing is enriched and indexed by YubHub. To apply, use the employer's original posting: https://careers.synopsys.com/job/noida/layout-design-staff-engineer/44408/101119414160