ASIC Verification Engineer

NVIDIA is seeking an ASIC Verification Engineer to join our team. You will be responsible for planning and implementing IP/Cluster/SOC functional verification of designs that constitute our Graphics Processors and Tegra SOCs.

Job Description: As an ASIC Verification Engineer, you will own ASIC verification of IP/Cluster for complicated designs in RTL. You will work with HW architects and designers to make the right implementation choices. You will interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques.

Responsibilities:

• Own ASIC verification of IP/Cluster for complicated designs in RTL
• Work with HW architects and designers to make the right implementation choices
• Interact with the Performance verification teams to augment verification through dynamic simulations and/or Formal verification techniques
• Work with the specifications and ensure functional and code coverage of all the RTL which you will verify
• Partner with and enable FPGA and S/W teams to ensure that S/W is tested
• Be involved with post-silicon verification and debug

Requirements:

• BS/MS or equivalent experience
• 1+ years of design experience
• Experience in ASIC verification of complex design units for at least one or two projects
• Background with design and verification tools (VCS or equivalent simulation tools, debug tools like Debussy, GDB)
• Exposure to System Verilog and UVM based methodology for ASIC verification is highly desired

Nice to Have:

• Knowledge of Memory controllers or prior experience with verification of IP/clusters involving access to Memory
• Good debugging and problem solving skills
• Scripting knowledge (Python/Perl/shell)
• Good interpersonal skills and ability & desire to work as a part of a team