# Staff Applications Engineer, Fusion Compiler

**Company**: Synopsys
**Location**: Penang, Malaysia
**Experience**: staff
**Job type**: full-time
**Category**: Engineering
**Industry**: Technology
**Ticker**: SNPS
**Wikidata**: https://www.wikidata.org/wiki/Q2303478

**Apply**: https://careers.synopsys.com/job/penang/staff-applications-engineer-fusion-compiler/44408/100032391328?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply
**Canonical**: https://yubhub.co/jobs/job_fd3d3c88-602

## Description

You will engineer the future with Synopsys, the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. As a Staff Applications Engineer, Fusion Compiler, you will work directly with customers building the chips that power everything from AI accelerators to automotive systems.

Your main responsibilities will include:

- Supporting customers through physical design implementation and design closure using Synopsys tools.

- Debugging complex design challenges across timing, power, area, congestion, routing, and runtime optimization at advanced process nodes including 5nm and below.

- Helping customers achieve implementation closure while meeting aggressive tapeout schedules and design quality requirements.

- Providing technical guidance on best practices for synthesis, place-and-route, timing closure, power optimization, and advanced implementation methodologies.

- Building and maintaining automation scripts in Python, Perl, and TCL to streamline workflows and improve turnaround time for customer engagements.

- Utilizing AI-powered tools and workflows to improve productivity, accelerate issue resolution, and enhance customer support effectiveness.

- Collaborating with internal R&D teams to reproduce customer issues, validate tool behavior, and feed real-world use cases back into product development.

- Presenting technical solutions and recommendations to senior customer engineers and design leads during critical project phases.

- Working across the full RTL-to-GDS flow, from implementation through signoff and tapeout readiness.

The impact you will have includes:

- Enabling customers to achieve first-pass silicon success on high-performance chips powering AI, automotive, networking, and mobile applications.

- Improving customer productivity by helping them maximize the value of Fusion Compiler and advanced implementation methodologies.

- Reducing customer tapeout risk by identifying and resolving implementation challenges early in the design cycle.

- Influencing Synopsys tool development by bringing real customer pain points and use cases directly to engineering teams.

- Accelerating customer productivity through automation, AI-assisted workflows, and best-practice methodologies that become adopted across their organizations.

- Building long-term technical relationships with leading semiconductor companies in the region, becoming their trusted advisor for implementation and design closure challenges.

- Helping shape how advanced-node designs are implemented by solving problems at the edge of what today's tools and methodologies can achieve.

- Strengthening Synopsys's reputation as the partner that shows up when the hard problems need solving.

To be successful in this role, you will need:

- A Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with at least 5-8 years of hands-on ASIC, physical design, implementation, or CAD engineering experience.

- Direct experience with RTL-to-GDS implementation flows, including synthesis, place-and-route, timing closure, and physical design optimization.

- Strong working knowledge of Fusion Compiler, ICC2, or equivalent digital implementation tools.

- Understanding of timing, power, congestion, routing, and design closure methodologies.

- Working knowledge of Formality, Formality ECO, PrimeTime, or related EDA tools is a strong advantage.

- Proficiency in scripting with Python, Perl, and TCL to automate design tasks and improve workflow efficiency.

- Experience with advanced process nodes (7nm and below) is a strong plus, especially if you have worked through design closure challenges at those nodes.

- Demonstrated ability to leverage AI tools and automation technologies to improve engineering productivity and problem-solving effectiveness.

- Business-level English proficiency with the ability to communicate technical concepts clearly in written and spoken form.

- Willingness to engage directly with customers, including senior engineers and design managers, in both remote and onsite settings.

## Skills

### Required
- Fusion Compiler
- RTL-to-GDS implementation flows
- synthesis
- place-and-route
- timing closure
- physical design optimization
- Python
- Perl
- TCL
- AI-powered tools

### Nice to have
- Formality
- Formality ECO
- PrimeTime
- advanced process nodes (7nm and below)

---

Source: [Apply at careers.synopsys.com](https://careers.synopsys.com/job/penang/staff-applications-engineer-fusion-compiler/44408/100032391328?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)