# Signal and Power Integrity Technical Leader

**Company**: Cisco
**Location**: San Jose, CA
**Work arrangement**: hybrid
**Experience**: senior
**Job type**: full-time
**Salary**: $214,100.00 - $309,800.00
**Category**: Engineering
**Industry**: Technology

**Apply**: https://cisco.wd5.myworkdayjobs.com/en-US/Cisco_Careers/job/San-Jose-California-US/Signal-and-Power-Integrity-Technical-Leader--Remote-_2026833?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply
**Canonical**: https://yubhub.co/jobs/job_bd416d3e-626

## Description

We are seeking a highly qualified Signal and Power Integrity Technical Leader to help us develop our next generation ASIC packaging and lead our Silicon Packaging Signal and Power Integrity Team.

Responsibilities:

- Develop, document, and implement design rules for ultra-high-speed signaling, ensuring power, performance, and area goals are met for products.

- Analyze substrate signal integrity (SI) and power integrity (PI), providing feedback and collaborating with the layout team to develop optimal solutions across interposer, substrate, and PCB.

- Design, document, and develop ASIC packages for high-volume, high-quality release, including post-layout extraction and reporting.

- Collaborate with system partners, vendors, and design leads to achieve combined power and signal integrity and to resolve complex technical issues using advanced technology design rules.

- Define the processes, methods, and tools for the design and implementation of complex ASIC/package developments.

- Lead or participate in chip architecture discussions and the definition, architecture, and design of high-performance ASICs, including reviews of intricate IC and analog/mixed-signal circuit designs.

- Mentor and support the signal integrity team, junior engineers, and influence packaging/hardware teams, ensuring all technical specifications and innovative solutions are met.

- Develop and promote a culture of design reviews, postmortems, and continuous improvement across multi-disciplined engineering teams.

Minimum Qualifications:

- Bachelor's degree in Electrical Engineering and 10+ years of relevant signal and/or power integrity experience, or Master's degree in Electrical Engineering and 8+ years of relevant signal and/or power integrity experience, or PhD in Electrical Engineering and 5+ years of relevant signal and/or power integrity experience.

- Experience with multiple high-speed ASIC tape-outs from a package perspective.

- Experience with 56G PAM4 and above, high-speed SerDes architectures, channel modeling, BER prediction, transmission line theory, and electromagnetics with a solid understanding of scattering and impedance network parameters.

- Hands-on lab experience with Keysight ADS, Ansys HFSS/EM flow, and Cadence APD for layout review.

- Experience with SPICE.

Preferred Qualifications:

- Experience leading small to medium technical teams.

- Skilled in articulating ideas and technical concepts to diverse audiences, both verbally and in writing.

- Experience with advanced nodes (5nm, 3nm and below).

- Experience with high-bandwidth memory (HBM) or high-speed memory interface SI.

- Experience with die-to-die interfaces (UCIe or proprietary).

- Experience with advanced packaging (CoWoS, EMIB, interposer-based designs), including SI/PI analysis of 2.5D ASIC packaging.

- Experience with MATLAB or Python scripting.

- Experience with Raptor-X.

- Experience with Vector Network Analysis.

- Experience with IBIS.

Benefits:

- Medical, dental, and vision insurance

- 401(k) plan with Cisco matching contribution

- Paid parental leave

- Short and long-term disability coverage

- Basic life insurance

- Paid time away (vacation, holidays, sick time)

- Opportunities for professional growth and development

## Skills

### Required
- Electrical Engineering
- Signal Integrity
- Power Integrity
- ASIC design
- SPICE
- Keysight ADS
- Ansys HFSS/EM flow
- Cadence APD

### Nice to have
- Leadership
- Communication
- Advanced nodes
- High-bandwidth memory
- Die-to-die interfaces
- Advanced packaging
- MATLAB
- Python scripting
- Raptor-X
- Vector Network Analysis
- IBIS

---

Source: [Apply at cisco.wd5.myworkdayjobs.com](https://cisco.wd5.myworkdayjobs.com/en-US/Cisco_Careers/job/San-Jose-California-US/Signal-and-Power-Integrity-Technical-Leader--Remote-_2026833?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)