# ASIC Engineering Technical Leader

**Company**: Cisco
**Location**: Bangalore, India
**Experience**: senior
**Job type**: full-time
**Category**: Engineering
**Industry**: Technology

**Apply**: https://cisco.wd5.myworkdayjobs.com/en-US/Cisco_Careers/job/Bangalore-India/ASIC-Engineer---RTL-Design--Verilog--System-Verilog---CDC--Lint---Exp---4-to-7-years---Bangalore_2030069-1?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply
**Canonical**: https://yubhub.co/job/asic-engineering-technical-leader-970a0a10-753/

## Description

Join the Cisco SiliconOne team as an ASIC Engineering Technical Leader. You'll work on crafting complex chips for Enterprise and Service Provider solutions, with exposure to all aspects of systems and applications.

Your Impact: As an ASIC Engineering Technical Leader, you'll have an ASIC design background with hands-on experience in RTL design, and in-depth knowledge of ASIC/SoC development cycle. Your responsibilities include:

- Architectural work: in-depth understanding of the architecture, and identification of problems and solutions.

- All aspects of implementation: specification, design, timing-analysis, power-optimization, flow automation, optimization of the logic for low power and area.

- Document and improve standard methodologies to make the product successful.

Minimum Qualifications:

- BS/MS and 5+/3+ years respectively of hands-on experience in large-scale, high-performance ASIC.

- RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification).

- Experienced in system debug and SW/HW bringup, system validation of silicon towards FCS.

- Gate-level understanding of RTL and Synthesis.

- Programming/scripting skills (C, C++, Perl).

- Hardware Emulation Platforms and tools (such as EVE, Veloce).

- Good written/verbal interpersonal skills and leadership skills.

Preferred Qualifications:

- Worked in architecture and definition of high-scale, high-performance ASICs.

- Validated experience in implementation: specification, RTL design, lint, cdc, timing analysis, formal verification, system testing.

- Validated experience in flow automation (scripting, Makefiles, etc), and establishing guidelines for the team.

- Good interpersonal skills, and validated leadership to accurately describe issues/improvements and lead team for on-time completion.

Why Cisco? At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds.

For more fresh new jobs, check out [yubhub.co](https://yubhub.co/).

## Skills

### Required
- ASIC design
- RTL development
- Verilog
- SystemVerilog
- VCS
- Spyglass
- CDC
- Formal verification
- C
- C++
- Perl
- Hardware Emulation Platforms

### Nice to have
- architecture and definition of high-scale, high-performance ASICs
- flow automation
- leadership skills

---

Source: [Apply at cisco.wd5.myworkdayjobs.com](https://cisco.wd5.myworkdayjobs.com/en-US/Cisco_Careers/job/Bangalore-India/ASIC-Engineer---RTL-Design--Verilog--System-Verilog---CDC--Lint---Exp---4-to-7-years---Bangalore_2030069-1?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)