# FPGA Design and Test Engineer, Sr Staff **Company**: Synopsys **Location**: Sunnyvale, California **Experience**: senior **Job type**: full-time **Salary**: $165000-$248000 **Category**: Engineering **Industry**: Technology **Ticker**: SNPS **Wikidata**: https://www.wikidata.org/wiki/Q2303478 **Apply**: https://careers.synopsys.com/job/sunnyvale/fpga-design-and-test-engineer-sr-staff/44408/100174818496?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply **Canonical**: https://yubhub.co/jobs/job_6d02d895-7c2 ## Description Synopsys software engineers are key enablers in the world of Electronic Design Automation (EDA), developing and maintaining software used in chip design, verification and manufacturing. They work on assignments like designing, developing, and troubleshooting software, leveraging the state-of-the-art technologies like AI/ML, GenAI and Cloud. Their critical contributions enable world-wide EDA designers to extend the frontiers of semiconductors and chip development. You have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime. You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both. **Responsibilities** - Develop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challenges - Own the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devices - Drive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issues - Develop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link margins - Build and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundaries - Debug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzers - Collaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deployment **The Impact You Will Have** - Enable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing risk - Deliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product quality - Build automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test Team - Solve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single device - Identify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failures - Create test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shipping - Contribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production test **Requirements** - Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field - 10+ years of hands-on FPGA and RTL design experience - Expert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysis - Extensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestion - Strong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering tools - Proficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systems - Experience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plus **Benefits** - Comprehensive medical and healthcare plans that work for you and your family - Time away: company holidays, ETO and FTO Programs - Family support: maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more - ESPP: purchase Synopsys common stock at a 15% discount, with a 24-month look-back - Retirement plans: save for your future with our retirement plans that vary by region and country - Competitive salaries ## Skills ### Required - SystemVerilog - Verilog - RTL design - FPGA synthesis - Vivado - C/C++ - Python - FPGA development - hardware validation - signal integrity characterization - PRBS testing - eye diagram analysis - jitter measurement - link margining --- Source: [Apply at careers.synopsys.com](https://careers.synopsys.com/job/sunnyvale/fpga-design-and-test-engineer-sr-staff/44408/100174818496?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)