# Senior Manager, System Integration – Silicon Co-Design Group

**Company**: NVIDIA
**Location**: Santa Clara
**Work arrangement**: onsite
**Experience**: senior
**Job type**: full-time
**Category**: Engineering
**Industry**: Technology

**Apply**: https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Manager--System-Integration---Silicon-Co-Design-Group_JR2017715?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply
**Canonical**: https://yubhub.co/jobs/job_62f6cf1a-3dc

## Description

We are hiring a Senior Manager to lead the System Integration team in the US and partner closely with teams globally. Your work will sit on the critical path of every NVIDIA silicon program, and the bar you set for system integration is the bar we ship to!

Our work spans early architecture through final product delivery across Datacenter, Gaming, Robotics, Automotive, and Embedded markets. We work closely across functions to deliver chips that change what is possible. System Integration sits at the intersection of all of them. It is the layer where every architecture, design, software, and manufacturing decision meets reality.

As a Senior Manager, you will lead the team in finding critical silicon issues earlier , often before software is production-ready. You will also keep programs on milestone when upstream dependencies slip. You will design and run strategies to keep moving when software, firmware, or methodology slip.

Responsibilities:

- Plan and execute post-silicon feature integration, PVT validation, and wide-area testing across NVIDIA's GPU, SoC, and CPU programs.

- Build wide-area and in-system test as a repeatable capability that shifts post-silicon coverage left, so issues surface before we are production-ready.

- Lead resolution of the most complex system-level issues, RMAs, and HW/SW interaction problems with creative workarounds and focused lab experimentation.

- Develop new strategies to keep programs on milestone when upstream dependencies , software, firmware, methodology, validation , slip.

- Hire, mentor, and retain senior technical talent. Build a strong bench and grow individual contributors into the next generation of senior technical leaders.

- Partner across architecture, design, DFT, software, firmware, QA, and manufacturing teams.

- Build operational rigor , bring-up tracking, debug forums, and a clear translation of execution data into structured, decision-ready options.

Requirements:

- Bachelor's or Master's in Electrical or Computer Engineering (or equivalent experience), plus over 12+ overall years of system-level post-silicon bring-up and debug experience, including 5 years leading technical teams, with shipped silicon.

- Direct experience finding critical silicon issues before software was production-ready , including building or scaling wide-area or in-system test programs that ran in production.

- Led technical teams across multiple geographies, with clear examples of attracting, growing, and retaining senior technical talent.

- Strong EE fundamentals across DFT, digital design, computer architecture, power, timing, and fault analysis, plus the ability to translate complex technical issues into clear options for executive audiences.

Preferred Qualifications:

- A history of process and methodology improvements that meaningfully lifted bring-up velocity, debug efficiency, or shipped silicon quality on programs you led.

- Experience partnering deeply with a counterpart team in India or another major engineering hub , examples of building shared culture, shared metrics, and shared on-call across geographies.

- DFT experience with system-test features for in-field test on production silicon, plus familiarity with fault models, DPPM, quality metrics, and RAS.

- Concrete examples of redesigning how a team works with AI , faster analysis, smarter debug, automated reporting, or workflows the team adopted broadly.

## Skills

### Required
- System Integration
- Silicon Design
- Post-Silicon Bring-Up
- Debugging
- Wide-Area Testing
- In-System Test
- DFT
- Digital Design
- Computer Architecture
- Power
- Timing
- Fault Analysis

### Nice to have
- Process Improvement
- Methodology Development
- Team Leadership
- Technical Talent Management
- Partnership Building
- AI Adoption
- Fault Models
- DPPM
- Quality Metrics
- RAS

---

Source: [Apply at nvidia.wd5.myworkdayjobs.com](https://nvidia.wd5.myworkdayjobs.com/en-US/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Manager--System-Integration---Silicon-Co-Design-Group_JR2017715?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)