# ASIC Verification, Principal Engineer

**Company**: Synopsys
**Location**: Reading, United Kingdom
**Work arrangement**: remote
**Experience**: senior
**Job type**: full-time
**Category**: Engineering
**Industry**: Technology
**Ticker**: SNPS
**Wikidata**: https://www.wikidata.org/wiki/Q2303478

**Apply**: https://careers.synopsys.com/job/reading/asic-verification-principal-engineer/44408/91539646624?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply
**Canonical**: https://yubhub.co/jobs/job_2a30b6e4-ca4

## Description

Opening.

## What you'll do

Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries.

- Designing, implementing and optimizing verification environments to ensure the correctness of Interface IP protocols.

- Creating, executing and tracking against detailed test plans to verify complex ASIC designs.

## What you need

- Extensive experience in ASIC digital verification, specifically with Interface IP protocols, such as PCIe, CXL, DDR, Ethernet, AMBA (CHI, AXI, AHB, APB).

- Proficiency in System Verilog, SVA and UVM methodologies.

- Strong understanding of digital design and verification concepts.

- Familiarity with wider digital ASIC and IP development flow, including RTL design through synthesis.

- Experience with simulation tools such as VCS, Model Sim, or similar.

- Strong analytical and problem-solving skills, with the ability to tackle complex and unique design challenges.

- Excellent communication skills, with the ability to effectively collaborate with cross-functional teams and stakeholders.

## Skills

### Required
- ASIC digital verification
- Interface IP protocols
- System Verilog
- SVA
- UVM methodologies
- Digital design and verification concepts
- Simulation tools
- Analytical and problem-solving skills
- Communication skills

### Nice to have
- RTL design through synthesis
- VCS, Model Sim, or similar

---

Source: [Apply at careers.synopsys.com](https://careers.synopsys.com/job/reading/asic-verification-principal-engineer/44408/91539646624?utm_source=yubhub.co&utm_medium=jobs_feed&utm_campaign=apply)