You will be designing, developing, and deploying web-based applications for the Platform Architect toolset using Angular, Node.js, TypeScript, and PostgreSQL. You will implement robust RESTful APIs and backend services, optimizing for both performance and maintainability. You will build front-end interfaces with Angular, focusing on usability, responsiveness, and modularity. You will apply advanced unit testing with frameworks such as Playwright, Selenium, or Jest to ensure code quality and reliability. You will collaborate daily with R&D, UI/UX, and product teams to translate technical requirements into working features. You will refactor and optimize legacy systems for better scalability, security, and observability. You will document technical designs and decisions for engineering teams and architecture groups. You will adopt Agile development methodologies, participating in standups, sprint planning, and retrospectives.
\nYou will accelerate the transformation of legacy SoC platform tools into a modern, web-based ecosystem used by engineers worldwide. You will enable teams to explore architectural tradeoffs and power-performance optimizations faster and with greater accuracy. You will improve system reliability and user experience by tackling technical debt and introducing best practices in code, testing, and deployment. You will reduce time-to-market for new SoC designs through scalable, performant, and secure software solutions. You will mentor and upskill peers, raising the technical bar for the team and setting new standards for engineering excellence. You will provide clear, actionable documentation and technical guidance that makes onboarding and cross-team collaboration smoother. You will influence the platform's technical direction, ensuring it stays robust as customer needs and technologies evolve.
","enriched_at":1777565145137},{"id":"job_b7514d22-83a","title":"Financial Planning & Analysis, Principal","source_url":"https://careers.synopsys.com/job/hillsboro/financial-planning-and-analysis-principal/44408/94537018032","location":"Hillsboro","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Finance","description":"Join our high-performing Finance team as a Financial Planning & Analysis, Principal. As a seasoned professional with at least 8 years of experience in Financial Planning & Analysis, you will guide the FP&A team to deliver accurate monthly forecasts that help hit annual financial targets. You will consolidate and review budgets and forecasts, report actuals, and surface unexpected expenses, risks, or opportunities to leadership. You will lead ad-hoc financial projects and deep-dive analyses that inform key business decisions, using tools like Anaplan, SAP, Oracle, and Excel to build dashboards and models that make complex data easy to act on.
\nAs a key member of the Finance team, you will shape Synopsys' financial strategy through sharp, actionable budgeting, forecasting, and reporting. You will enable sustainable growth and efficiency by translating analysis into clear business recommendations, increase transparency for leadership with dashboards and reports that cut through the noise, and build trust with stakeholders by consistently delivering reliable, insightful financial guidance.
\nThe ideal candidate will have a track record in high-tech or complex business environments, an MBA or CPA, and advanced experience with Anaplan, SAP, Oracle, Excel, and data visualization platforms. They will be able to turn complex data into insights and recommendations leadership can use, prepare and present financial information to senior stakeholders, and build genuine relationships with business partners and know how to earn trust quickly.
","enriched_at":1777565136204},{"id":"job_58ccf931-8c5","title":"Project Engineering Management, Sr Staff Engineer","source_url":"https://careers.synopsys.com/job/austin/project-engineering-management-sr-staff-engineer/44408/94537018064","location":"Austin","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"As a Project Engineering Management, Sr Staff Engineer at Synopsys, you will play a key role in driving the success of our engineering projects. You will lead and manage end-to-end security projects and programs, driving continuous process improvements and technology advancements.
\nYou will join the Synopsys Cybersecurity team, a group of passionate professionals dedicated to safeguarding our organization's assets and data. The team focuses on implementing security best practices, driving world-class security operations, and establishing data-driven governance and risk frameworks. Collaboration, innovation, and continuous improvement are at the heart of our culture. You'll work closely with cross-functional stakeholders in IT, Product, and Engineering, contributing to a shared mission of advancing Synopsys' security maturity and resilience.
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
","enriched_at":1777565128559},{"id":"job_9e31c3b4-bb8","title":"Principal or Senior Staff Analog Design Engineer","source_url":"https://careers.synopsys.com/job/kanata/principal-or-senior-staff-analog-design-engineer/44408/93286401584","location":"Kanata","job_type":"employee","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products.
\nAs a seasoned analog design engineer with deep expertise in high-speed SERDES IP, you will develop and specify SERDES transceiver architectures and sub-blocks based on standards. You will design, simulate, and verify high-speed analog circuits for optimal power and performance.
\nCollaborate with analog, digital, and CAD teams to ensure design quality and efficiency. Present technical results internally and externally to customers and industry groups. Oversee physical layout to address parasitics and reliability concerns. Document features and test plans, and support post-silicon analysis and updates.
\nAdvance industry-leading SERDES IP for next-generation SoCs. Enhance product differentiation and customer value. Streamline design processes for quality and time-to-market. Mentor junior team members and share best practices. Influence technical direction and innovation at Synopsys. Support customer success and product reliability.
","enriched_at":1777565118880},{"id":"job_c0485c68-42b","title":"Platform Architect Modelling Engineer","source_url":"https://careers.synopsys.com/job/noida/platform-architect-modelling-engineer/44408/94524277424","location":"Noida","job_type":"full-time","experience_level":"mid","work_arrangement":"onsite","category":"Engineering","description":"You will develop and maintain high-quality simulation models for processors, interconnects, peripherals, and complete SoC platforms using C++ and SystemC. Your work will accelerate time-to-market for customers by delivering fast, accurate architectural models they can trust for design decisions. You will participate in architecture discussions, contributing ideas for model structure, scalability, and performance. You will also optimize simulation models to handle complex SoC designs and meet demanding KPIs.
\nKey responsibilities include:
\nRequirements include:
\nThe ideal candidate will have a solid understanding of computer architecture concepts and hardware/software interfacing, as well as strong debugging skills in a Linux environment. The candidate should also have experience writing and reviewing technical documentation and interface contracts.
","enriched_at":1777565112033},{"id":"job_afc361ed-33b","title":"ASIC Digital Design, Principal Engineer","source_url":"https://careers.synopsys.com/job/dublin/asic-digital-design-principal-engineer/44408/94524277392","location":"Dublin","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"We Are:
\nAt Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou Are:
\nAn experienced and passionate ASIC Digital Design Engineer who thrives in dynamic and collaborative environments. You have a proven track record in RTL design and verification, and you are excited about contributing to cutting-edge technology. With your extensive expertise, you can handle complex and unique issues, often requiring innovative solutions. You are adept at communicating with both internal and external stakeholders, ensuring that your designs meet the highest standards of quality and performance.
\nWhat You’ll Be Doing:
\nThe Impact You Will Have:
\nWhat You’ll Need:
\nThe Team You’ll Be A Part Of:
\nYou will be part of a highly skilled and dynamic ASIC Digital Design team focused on delivering high-performance and reliable ASIC solutions. Our team collaborates closely with various departments, including analog design, physical design, and applications engineering, to ensure the seamless integration of all design components. We are committed to continuous learning and improvement, fostering a culture of innovation and excellence.
\nRewards and Benefits:
\nWe offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.
","enriched_at":1777565110596},{"id":"job_abb0ad24-45d","title":"Technology Enablement Engineer","source_url":"https://careers.synopsys.com/job/porto-salvo/technology-enablement-engineer/44408/94524277440","location":"Porto Salvo, Lisbon District, Portugal","job_type":"full-time","experience_level":"mid","work_arrangement":"onsite","category":"Engineering","description":"At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nAs a Technology Enablement Engineer, you will play a key role in bridging technology and design in a dynamic, global environment. Your curiosity will drive you to unravel complex challenges, and your proactive mindset will ensure solutions don't just solve today's issues. They anticipate tomorrow's needs.
\nKey Responsibilities:
\nAt Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves.
","enriched_at":1777565085920},{"id":"job_659e1e22-f30","title":"R&D Engineering, Principal Engineer","source_url":"https://careers.synopsys.com/job/sunnyvale/r-and-d-engineering-principal-engineer/44408/94537018208","location":"Sunnyvale","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"You are a highly skilled and motivated engineer with a passion for working with customers and R&D to develop and deploy cutting-edge semiconductor manufacturing solutions. As a Principal Engineer, you will partner with leading edge semiconductor manufacture customers and R&D for new feature development and deployment. You will create specifications for prototyping, review and approve function specifications, prototype OPC/MEC/RET solutions which include machine learning and collaborate with R&D to productize them. You will work with key customers and field support teams to resolve difficult problems, help FAE debug customers' issues, work on GPU based solutions, compile training materials and provide trainings to AEs and customers, and work with tech pub team for the official documentations of the tool.
\nRequirements:
\nIn addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package.
","enriched_at":1777565076865},{"id":"job_25e85d92-862","title":"R&D Engineering, Sr Staff Engineer","source_url":"https://careers.synopsys.com/job/sunnyvale/r-and-d-engineering-sr-staff-engineer/44408/94524277488","location":"Sunnyvale","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content.
\nYou are an accomplished engineering leader with over 6-8 years of experience in developing large-scale applications, particularly within the EDA domain. Your expertise spans the entire lifecycle of solution development,from initial specification to hands-on implementation, customer engagement, and iterative refinement. You thrive in environments that demand both deep technical prowess and strong leadership, and you are passionate about mentoring the next generation of engineers.
\nYou possess a keen understanding of physical design, with proven experience in placement, routing, and the intricacies of advanced node constraints. Your approach to software design is rooted in Design Thinking and the strategic use of design patterns. You are comfortable owning complex projects, navigating ambiguity, and collaborating with cross-functional teams to deliver impactful solutions. Your communication skills enable you to convey technical concepts to both peers and customers, ensuring clarity and alignment. Above all, you are committed to continuous innovation, operational excellence, and sharing your knowledge to elevate the team’s collective capability.
\nEnabling GPU Acceleration for Fusion Compiler entire R2G flow. This includes GPU acceleration of each of the engine in R2G flow with new problem formulation to take advantage of GPU architectures. These engines include placement, global routing, detail routing, CTS, optimization, timer, extraction, legalizer and synthesis.
\nOwning projects end-to-end,from requirements gathering and design specification to development, testing, and customer interaction,ensuring high-quality deliverables.
\nCollaborating closely with cross-functional teams, including product management and product engineering.
\nDelivering GPU Accelerated Fusion Compiler, which will be game changing for chip design and implementation steps by reducing flow cycle times from weeks to days (or hours).
\nEmpowering Synopsys customers to achieve faster turn around time and accelerating their design cycles and reducing time to market.
\nElevating the technical excellence of the team by sharing best practices, fostering a culture of learning, and mentoring future leaders.
\nShaping the roadmap for Digital Implementation solutions, ensuring that Synopsys remains at the forefront of EDA technology.
","enriched_at":1777565058112},{"id":"job_e06a380b-b8e","title":"Applications Engineering, Sr Staff Engineer","source_url":"https://careers.synopsys.com/job/sunnyvale/applications-engineering-sr-staff-engineer-16949/44408/94542324528","location":"Sunnyvale","job_type":"full-time","experience_level":"senior","work_arrangement":"onsite","category":"Engineering","description":"We are seeking a highly experienced Applications Engineer to join our team. As a trusted advisor for Interface IP customers, you will guide them through IP usage, configuration, and solve integration challenges. You will support customers in feature-specific requirement assessment and tackle integration into complex SoC ecosystems. You will roll up your sleeves to assist with silicon/system bring-up and debugging critical, real-world issues. You will collaborate with internal R&D and field teams to deliver tailored solutions that actually fit customer needs. You will keep up with the latest industry specs and applications in hot markets so your advice is always current. You will travel occasionally to customer sites and labs for face-to-face problem solving and bring-up support.
\nKey responsibilities include: Acting as the trusted advisor for Interface IP customers, guiding them through IP usage, configuration, and solving integration challenges Supporting customers in feature-specific requirement assessment and tackling integration into complex SoC ecosystems Rolling up your sleeves to assist with silicon/system bring-up and debugging critical, real-world issues Collaborating with internal R&D and field teams to deliver tailored solutions that actually fit customer needs Keeping up with the latest industry specs and applications in hot markets so your advice is always current Traveling occasionally to customer sites and labs for face-to-face problem solving and bring-up support
\nRequirements include: Bachelor’s or Master’s in Electrical Engineering or a closely related field, focused on VLSI design Minimum 8+ years of hands-on experience in design, verification, or applications engineering for ASIC or SoC Strong proficiency in RTL coding (Verilog or VHDL) and working knowledge of simulation, synthesis, and STA Real experience with high-speed protocols like Ethernet, PCIe, or DDR,this is non-negotiable Comfort working in UNIX environments and familiarity with full ASIC/SoC tape-out processes Exposure to CDC, RDC, Lint, DFT, STA, and LEC tools is a plus but not a blocker if you can learn quickly
\nYou will have a significant impact on the adoption and usability of Synopsys Interface IP by delivering expert, hands-on technical support. You will accelerate customer product development by ensuring seamless IP integration and timely issue resolution. You will raise customer satisfaction by being the problem solver who gets them to tape-out and silicon bring-up. You will drive Synopsys’ reputation as the partner who doesn’t just ship IP, but makes it work in real designs. You will bring customer feedback and field insight back to Synopsys R&D, shaping the next wave of IP features. You will play a direct role in the success of next-generation products that rely on advanced high-speed protocols.
","enriched_at":1777565047437}],"category_normalised":[{"category":"engineering","count":571},{"category":"sales","count":40},{"category":"finance","count":8},{"category":"it","count":7},{"category":"operations","count":6},{"category":"legal","count":4},{"category":"hr","count":2},{"category":"marketing","count":1},{"category":"manufacturing","count":1},{"category":"consulting","count":1}],"velocity":{"weeks":[{"week_start":"2025-12-15","count":14},{"week_start":"2025-12-22","count":2},{"week_start":"2026-01-05","count":1},{"week_start":"2026-01-19","count":2},{"week_start":"2026-01-26","count":3},{"week_start":"2026-02-02","count":8},{"week_start":"2026-02-09","count":7},{"week_start":"2026-03-02","count":122},{"week_start":"2026-03-09","count":10},{"week_start":"2026-03-30","count":195},{"week_start":"2026-04-20","count":238},{"week_start":"2026-04-27","count":48}],"trend":"accelerating","wow_pct":-80},"momentum":{"recent_14d":286,"prior_14d":0,"growth_pct":0,"classification":"stable"},"salary_vs_industry":{"company_median":202500,"industry_median":206500,"percentile":43,"sample_size":66,"by_region":[{"region":"United States","company_median":206500,"industry_median":null,"sample":49},{"region":"Unknown","company_median":173000,"industry_median":null,"sample":17}],"transparency_pct":10,"industry_transparency_pct":8,"transparency_warning":true},"market_share":{"company_jobs":650,"industry_total":1121,"share_pct":58,"rank":1,"peer_count":2},"ai_exposure":{"occupation_weighted_score":0.156,"skill_weighted_score":0.357,"top_exposed_titles":[{"title":"Analog Design, Staff Engineer","count":11,"score":0.145},{"title":"Layout Design, Sr Engineer","count":9,"score":0.075},{"title":"Applications Engineering, Staff Engineer","count":9,"score":0.145},{"title":"Layout Design, Staff Engineer","count":8,"score":0.145},{"title":"R&D Engineering, Staff Engineer","count":6,"score":0.145},{"title":"ASIC Digital Design, Sr Staff Engineer","count":6,"score":0.145},{"title":"Applications Engineering, Sr Staff Engineer","count":6,"score":0.145},{"title":"Project Engineering Manager","count":5,"score":0.031},{"title":"Sales Account Management, Staff","count":4,"score":0.23},{"title":"R&D Engineering, Sr Staff Engineer","count":4,"score":0.145}],"top_exposed_skills":[{"skill":"Change Management","count":3,"score":0.442},{"skill":"HFSS","count":4,"score":0.41},{"skill":"Business Development","count":4,"score":0.388},{"skill":"JavaScript","count":5,"score":0.358},{"skill":"Artificial Intelligence","count":5,"score":0.348},{"skill":"Cloud Security","count":3,"score":0.346},{"skill":"Cissp","count":4,"score":0.346},{"skill":"Organizational Skills","count":5,"score":0.336},{"skill":"Python Scripting","count":6,"score":0.32},{"skill":"IC Layout","count":3,"score":0.308}]},"peer_set":[{"slug":"databricks","name":"Databricks","total_jobs":471,"similarity":0.43,"momentum_classification":"decelerating"}],"skills_lq":[{"skill":"Scripting Languages","company_count":28,"company_pct":4.3,"industry_pct":0.2,"lq":20.29,"required_pct":71},{"skill":"Scripting","company_count":17,"company_pct":2.6,"industry_pct":0.2,"lq":12.32,"required_pct":82},{"skill":"Linux","company_count":13,"company_pct":2,"industry_pct":0.2,"lq":9.42,"required_pct":69},{"skill":"Ai/ml","company_count":13,"company_pct":2,"industry_pct":0.2,"lq":9.42,"required_pct":62},{"skill":"Git","company_count":13,"company_pct":2,"industry_pct":0.2,"lq":9.42,"required_pct":100},{"skill":"Debugging","company_count":12,"company_pct":1.8,"industry_pct":0.2,"lq":8.7,"required_pct":83},{"skill":"Shell","company_count":9,"company_pct":1.4,"industry_pct":0.2,"lq":6.52,"required_pct":78},{"skill":"Version Control Systems","company_count":8,"company_pct":1.2,"industry_pct":0.2,"lq":5.8,"required_pct":88},{"skill":"Engineering","company_count":8,"company_pct":1.2,"industry_pct":0.2,"lq":5.8,"required_pct":88},{"skill":"Excel","company_count":8,"company_pct":1.2,"industry_pct":0.2,"lq":5.8,"required_pct":100},{"skill":"Problem-solving","company_count":21,"company_pct":3.2,"industry_pct":0.6,"lq":5.07,"required_pct":52},{"skill":"Organizational Skills","company_count":7,"company_pct":1.1,"industry_pct":0.2,"lq":5.07,"required_pct":100},{"skill":"Computer Science","company_count":5,"company_pct":0.8,"industry_pct":0.2,"lq":3.62,"required_pct":60},{"skill":"Software Development","company_count":14,"company_pct":2.2,"industry_pct":0.6,"lq":3.38,"required_pct":100},{"skill":"Mentoring","company_count":9,"company_pct":1.4,"industry_pct":0.4,"lq":3.26,"required_pct":56},{"skill":"Cissp","company_count":4,"company_pct":0.6,"industry_pct":0.2,"lq":2.9,"required_pct":0},{"skill":"Interpersonal Skills","company_count":4,"company_pct":0.6,"industry_pct":0.2,"lq":2.9,"required_pct":100},{"skill":"Technology","company_count":4,"company_pct":0.6,"industry_pct":0.2,"lq":2.9,"required_pct":50},{"skill":"Analysis","company_count":4,"company_pct":0.6,"industry_pct":0.2,"lq":2.9,"required_pct":100},{"skill":"Intellectual Property","company_count":4,"company_pct":0.6,"industry_pct":0.2,"lq":2.9,"required_pct":50}],"geographic_shift":{"current":[{"region":"Unknown","count":206,"share_pct":33.1},{"region":"India","count":206,"share_pct":33.1},{"region":"United States","count":90,"share_pct":14.4},{"region":"APAC","count":48,"share_pct":7.7},{"region":"EU","count":41,"share_pct":6.6},{"region":"Canada","count":21,"share_pct":3.4},{"region":"United Kingdom","count":6,"share_pct":1},{"region":"Middle East","count":2,"share_pct":0.3},{"region":"Latin America","count":2,"share_pct":0.3},{"region":"EMEA Other","count":1,"share_pct":0.2}],"emerging":[{"region":"United States","recent_30d":51,"prior_30d":26,"growth_pct":96}],"shrinking":[{"region":"APAC","recent_30d":11,"prior_30d":24,"growth_pct":-54},{"region":"EU","recent_30d":6,"prior_30d":22,"growth_pct":-73}]},"seniority_anomalies":{"exec_recent_30d":10,"exec_prior_90d_avg":1.7,"exec_growth_pct":488,"notable_exec_hires":[{"title":"Technical Product Manager, Director","location":null,"posted_at":"2026-04-29"},{"title":"Senior Director, Engineering","location":"Bengaluru","posted_at":"2026-04-29"},{"title":"Product Management, Director","location":"Sunnyvale","posted_at":"2026-04-25"},{"title":"Applications Engineering, Sr Director-Formal Verification","location":"Bengaluru","posted_at":"2026-04-24"},{"title":"Director– EDA Applications Engineering Graduate Program (Emulation & Prototyping)","location":"Sunnyvale","posted_at":"2026-04-24"}]},"posting_dynamics":{"median_days_open":39,"industry_median_days_open":32,"long_open_count":48,"closure_rate_pct":40}}}}